Date
7 Jun 2020
Webinar on VLSI Design with Verilog
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 07th June 2020
Time : 02.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Design with Verilog on 07-June-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Alumni Talk on “Role of Biomedical Engineer at Corporate Hospital and Neonatal”
- Career Exploration Session on Powering Your Global Education Dreams
- A session on “Innovation Process Development”
- Student Development Program Year 2022-2023
- Seminar on Skills Training Programme for Biomedical Engineering
- Photography & Short film production
- Webinar on Python based dose,volume calculation from structure sets of patient images from CT scanners
- RRMCH Hospital Visit
- Seminar On “Research Skill and Practice”
- Workshop on “Product and Technologies identification in MSME sectors under self employment opportunities”