Date
7 Jun 2020
Webinar on VLSI Design with Verilog
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 07th June 2020
Time : 02.00 PM
Via : Zoom Meetings / YouTube
Activity Name |
VLSI Design with Verilog on 07-June-2020 |
Activity Type |
Lecture |
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Career Guidance Session on “Exploring Opportunities Abroad”
- CSE 3rd Semester VTU Examination Result (December 2024)
- Industrial Visit to Bangalore Aircraft Industries Pvt. Ltd., Bengaluru
- 4-Day Student Development Program on “Generative AI in Healthcare Applications”
- International Women’s Day Celebration
- Expert Talk on Soft Skills & Interview Skills Development.
- Seminar on “Embedded Systems and Automotive Software (AI & Gen AI)”
- Seminar on “AICTE Funding Opportunities and the Need for Incubation Cells at HEIs”
- Guest lecture on Advancements in Space Propulsion
- Seminar on Composite Materials for Aircraft Structures