Date
7 Jun 2020
Webinar on VLSI Design with Verilog
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 07th June 2020
Time : 02.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Design with Verilog on 07-June-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- 48th Series of Student Project Program (SPP) 2024–25
- Seminar on “Recent Trends in Data Science Industry”
- 48th Series of KSCST Funded Student Project Program 2024-25
- VTU State Level Taekwondo Championship 2025-26
- Workshop on “Intellectual Property Rights and IP Management for Startups”
- CSE Department Students Win 2nd Prize at Hackathon
- NIRVANA 2K25 – A National Level Technical Symposium
- Industrial Visit at iCOE
- Advitiya – 2K25
- Guest Lecture on “Rockets and Missile Aerodynamics”